

KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE :: WARANGAL-15

(An Autonomous Institute under Kakatiya University, Warangal)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

One Week Faculty Development Programme (FDP)

on

“VLSI Design using Cadence Tools”

May 16, 2022 - May 20, 2022

SCHEDULE

<p align="center">DAY - 1 (16-05-2022) MONDAY</p>	<p align="center"><u>SESSION - 1 (10 AM - 1 PM)</u></p> <ul style="list-style-type: none"> ➤ Introduction to Full Custom IC Design Flow ➤ Cadence Solutions for Custom IC Design ➤ Schematic Capture using Virtuoso Schematic Editor ➤ Symbol Creation ➤ Test-bench Creation using Virtuoso Schematic Editor ➤ Functional Simulation using Spectre 	L U N C H B R E A K	<p align="center"><u>SESSION - 2 (2 PM - 5 PM)</u></p> <ul style="list-style-type: none"> ➤ Layout Design using Virtuoso Layout Editor ➤ Physical Verification which includes DRC & LVS ➤ Parasitic Extraction using Quantus ➤ Post Layout Simulation ➤ Generation of GDSII
<p align="center">DAY - 2 (17-05-2022) TUESDAY</p>	<p align="center"><u>SESSION - 3 (10 AM - 1 PM)</u></p> <ul style="list-style-type: none"> ➤ Introduction to Semi-Custom IC Design Flow ➤ Cadence Solutions for Semi-Custom IC Design ➤ Functional Simulation using Incisive ➤ RTL Synthesis using Genus Synthesis Solution 		<p align="center"><u>SESSION - 4 (2 PM - 5 PM)</u></p> <ul style="list-style-type: none"> ➤ Physical Implementation using Innovus that includes *Floor Planning *Power Planning *Placement *CTS *Routing ➤ Timing Analysis ➤ Power Analysis ➤ Parasitic Extraction ➤ Generation of GDSII
<p align="center">DAY - 3 (18-05-2022) WEDNESDAY</p>	<p align="center"><u>SESSION - 5 (10 AM - 1 PM)</u></p> <ul style="list-style-type: none"> ➤ Introduction to STA ➤ Timing Analysis using Innovus ➤ STA Basic flow using TEMPUS tool 		<p align="center"><u>SESSION - 6 (2 PM - 4 PM)</u></p> <ul style="list-style-type: none"> ➤ Introduction to Low power ➤ Power Analysis using VOLTUS ➤ Basic flow using VOLTUS tool
<p align="center">DAY - 4 (19-05-2022) THURSDAY</p>	<p align="center"><u>SESSION - 7 (11 AM - 1 PM)</u></p> <ul style="list-style-type: none"> ➤ Introduction to Functional Verification ➤ Functional Verification using Conformal LEC ➤ Basic flow of logic equivalence checking 		<p align="center"><u>SESSION - 8 (2 PM - 4 PM)</u></p> <ul style="list-style-type: none"> ➤ Introduction to Design for Test (DFT) ➤ DFT using Modus tool ➤ Basic flow of DFT/ATPG/BIST
<p align="center">DAY - 5 (20-05-2022) FRIDAY</p>	<p align="center"><u>SESSION - 9 (10 AM - 1 PM)</u></p> <ul style="list-style-type: none"> ➤ Assessment Test ➤ Valedictory 		<p align="center">----</p>

P.Chiranjeevi,
Coordinator,
Asst.Prof., ECE, KITSW