KAKATIYA INSTITUTE OF TECHNOLOGY & SCIENCE :: WARANGAL-15

(An Autonomous Institute under Kakatiya University, Warangal)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

One Week Faculty Development Programme (FDP)

on

"VLSI Design using Cadence Tools" May 16, 2022 - May 20, 2022 <u>SCHEDULE</u>

	<u>SESSION - 1 (10 AM - 1 PM)</u>		<u>SESSION - 2 (2 PM - 5 PM)</u>
DAY - 1 (16-05-2022) MONDAY	 Introduction to Full Custom IC Design Flow Cadence Solutions for Custom IC Design Schematic Capture using Virtuoso Schematic Editor Symbol Creation Test-bench Creation using Virtuoso Schematic Editor Functional Simulation using Spectre 		 Layout Design using Virtuoso Layout Editor Physical Verification which includes DRC & LVS Parasitic Extraction using Quantus Post Layout Simulation Generation of GDSII
	<u>SESSION - 3 (10 AM - 1 PM)</u>	-	SESSION - 4 (2 PM - 5 PM)
DAY - 2 (17-05-2022) TUESDAY	 Introduction to Semi-Custom IC Design Flow Cadence Solutions for Semi-Custom IC Design Functional Simulation using Incisive RTL Synthesis using Genus Synthesis Solution 	L U N C H B R	 Physical Implementation using Innovus that includes *Floor Planning *Placement *CTS *Routing Timing Analysis Power Analysis Parasitic Extraction > Generation of GDSII
DAY - 3 (18-05-2022) WEDNESDAY	SESSION - 5 (10 AM - 1 PM) → Introduction to STA → Timing Analysis using Innovus → STA Pagin flow using TEMPLIS tool	E A K	 <u>SESSION - 6 (2 PM - 4 PM)</u> ➢ Introduction to Low power ➢ Power Analysis using VOLTUS ➢ Basic flow using VOLTUS tool
	STA Basic flow using TEMPUS tool SESSION - 7 (11 AM - 1 PM)		<u>SESSION - 8 (2 PM - 4 PM)</u>
DAY - 4 (19-05-2022) THURSDAY	 Introduction to Functional Verification Functional Verification using Conformal LEC Basic flow of logic equivalence checking 		 Introduction to Design for Test (DFT) DFT using Modus tool Basic flow of DFT/ATPG/BIST
DAY - 5 (20-05-2022) FRIDAY	<u>SESSION - 9 (10 AM - 1 PM)</u> ➤ Assessment Test ➤ Valedictory		

P.Chiranjeevi, Coordinator, Asst.Prof., ECE, KITSW